- Expertini Resume Scoring: See how well your CV/Résumé matches this job: Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR.
Urgent! Sr. ASIC Engineer (UVM | System Verilog | Scripting) - 5 to 8 Yrs , BLR Job | Cisco
**Meet the Team**
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products.
We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations across the world.
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio.
Come join us and take part in shaping Cisco's ground-breaking solutions by crafting, developing and testing some of the most sophisticated ASICs being developed in the industry.
You will engage in dynamic collaboration with verification engineers, designers, and multi-functional teams, working together to ensure the successful verification of the ASIC throughout its lifecycle.
**Your Impact**
- You will contribute to developing Cisco’s progressive data center solutions by crafting industry-leading sophisticated chips, with full exposure to all aspects of our systems and applications, including silicon, hardware, software, telemetry, and security.
Specific responsibilities include:
- Architect block, cluster and top-level DV environment infrastructure.
- Develop DV infrastructure from scratch.
- Maintain and improve existing DV environments.
- Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus.
- Ensure complete verification coverage through implementation and review of code and functional coverage.
- Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist.
- Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance.
- Support testing of design in emulation.
- Lead all aspects of and manage the ASIC bring-up process.
**Minimum Qualification:**
- Bachelor’s Degree or equivalent experience in EE, CE, or other related field.
- 7+ years of related ASIC design verification experience.
- Proficient in ASIC verification using UVM/System Verilog.
- Proficient in verifying sophisticated blocks, clusters and top level for ASIC.
- Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.
**Preferred Qualifications**
- Scripting experience with Perl and/or Python.
- Experience with data path verification, performance tests
- Experience with Veloce/Palladium/Zebu/HAPS.
- Formal verification (iev/vc formal) knowledge.
- Demonstrated ability on one or more protocols (PCIe, Ethernet, RDMA, TCP).
**Why Cisco?**
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond.
We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds.
These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions.
Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless.
We work as a team, collaborating with empathy to make really big things happen on a global scale.
Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Cisco is an Affirmative Action and Equal Opportunity Employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, gender, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.
Cisco will consider for employment, on a case by case basis, qualified applicants with arrest and conviction records.
✨ Smart • Intelligent • Private • Secure
Practice for Any Interview Q&A (AI Enabled)
Predict interview Q&A (AI Supported)
Mock interview trainer (AI Supported)
Ace behavioral interviews (AI Powered)
Record interview questions (Confidential)
Master your interviews
Track your answers (Confidential)
Schedule your applications (Confidential)
Create perfect cover letters (AI Supported)
Analyze your resume (NLP Supported)
ATS compatibility check (AI Supported)
Optimize your applications (AI Supported)
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
European Union Recommended
Institution Recommended
Institution Recommended
Researcher Recommended
IT Savvy Recommended
Trades Recommended
O*NET Supported
Artist Recommended
Researchers Recommended
Create your account
Access your account
Create your professional profile
Preview your profile
Your saved opportunities
Reviews you've given
Companies you follow
Discover employers
O*NET Supported
Common questions answered
Help for job seekers
How matching works
Customized job suggestions
Fast application process
Manage alert settings
Understanding alerts
How we match resumes
Professional branding guide
Increase your visibility
Get verified status
Learn about our AI
How ATS ranks you
AI-powered matching
Join thousands of professionals who've advanced their careers with our platform
Unlock Your Sr ASIC Potential: Insight & Career Growth Guide
Real-time Sr ASIC Jobs Trends in Bangalore, India (Graphical Representation)
Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Sr ASIC in Bangalore, India using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 53663 jobs in India and 757 jobs in Bangalore. This comprehensive analysis highlights market share and opportunities for professionals in Sr ASIC roles. These dynamic trends provide a better understanding of the job market landscape in these regions.
Great news! Cisco is currently hiring and seeking a Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR to join their team. Feel free to download the job details.
Wait no longer! Are you also interested in exploring similar jobs? Search now: Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR Jobs Bangalore.
An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Cisco adheres to the cultural norms as outlined by Expertini.
The fundamental ethical values are:The average salary range for a Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR Jobs India varies, but the pay scale is rated "Standard" in Bangalore. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.
Key qualifications for Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR typically include Other General and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.
To improve your chances of getting hired for Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR, consider enhancing your skills. Check your CV/Résumé Score with our free Resume Scoring Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.
Here are some tips to help you prepare for and ace your job interview:
Before the Interview:To prepare for your Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR interview at Cisco, research the company, understand the job requirements, and practice common interview questions.
Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Cisco's products or services and be prepared to discuss how you can contribute to their success.
By following these tips, you can increase your chances of making a positive impression and landing the job!
Setting up job alerts for Sr. ASIC Engineer (UVM | System Verilog | Scripting) 5 to 8 Yrs , BLR is easy with India Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!