Job Overview
Company
Cadence System Design and Analysis
Ready to Apply?
Take the Next Step in Your Career
Join Cadence System Design and Analysis and advance your career in Engineers
Apply for This Position
Click the button above to apply on our website
Job Description
12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently
Should be good in Perl/Tcl scripting and automation
About Cadence System Design and Analysis
Don't Miss This Opportunity!
Cadence System Design and Analysis is actively hiring for this ▷ [3 Days Left] Sr Verification Principal Design Engineer position
Apply Now