Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: ASIC Designing Engineer RTL.
India Jobs Expertini

Urgent! ASIC Designing Engineer - RTL Job Opening In Hyderabad – Now Hiring Stealth Mode Startup - AI Product Based Company

ASIC Designing Engineer RTL



Job description

<p>About the Role : </p><p><br/></p><p>focuses on edge AI technology, committed to pushing the boundaries of what's possible in machine learning and artificial intelligence.

We develop state-of-the-art AI processors, on-chip high speed interconnects that deliver unmatched performance, power efficiency, and scalability to meet the demands of modern AI applications.

We also work on high speed interfaces like DDR, PCIE, USB etc.

We are seeking a highly skilled and motivated VLSI Design Engineer to join our dynamic team.

The ideal candidate will have a strong background in VLSI design, IP design, IP integration into SOC, Design Debug skills, synthesis, LEC, timing clean up, lint/CDC/CLP/UPF .This role involves working on cutting-edge semiconductor projects and requires a combination of technical expertise, problem-solving skills, and the ability to work collaboratively within a team environment.<br/><br/>This is what you are responsible for : </p><p><br/></p><p>- Define micro-architecture and write detailed design specifications.<br/><br/>- Develop RTL code based on system-level specifications using Verilog, VHDL, or System Verilog.<br/><br/>- Implement complex digital functions and algorithms in RTL.<br/><br/>- Create and execute detailed test plans to verify RTL designs.<br/><br/>- Optimize designs for power, performance, and area (PPA) constraints.<br/><br/>- Perform simulation and debugging to ensure design correctness.<br/><br/>- Work with verification engineers to develop test benches and validate RTL against specifications.<br/><br/>- Strong understanding of digital design principles and concepts.<br/><br/>- Proficiency in writing and debugging RTL code.<br/><br/>- Experience with synthesis, static timing analysis, and linting tools.<br/><br/>- Familiarity with scripting languages such as Python, Perl, or TCL for automation.<br/><br/>- Experience in any of processor subsystem design, interconnect design, high speed IO interface design.<br/><br/>Qualifications : </p><p><br/></p><p>- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.<br/><br/>- 5+ years of experience in RTL design and verification.<br/><br/>- Proven experience with digital logic design using Verilog, VHDL, or SystemVerilog.<br/><br/>- Experience with simulation tools such as VCS, QuestaSim, or similar.<br/><br/>- Hands-on experience with RTL design tools (e.g., Synopsys Design Compiler, Cadence Genus).</p> (ref:hirist.tech)


Required Skill Profession

Computer Occupations



Your Complete Job Search Toolkit

✨ Smart • Intelligent • Private • Secure

Start Using Our Tools

Join thousands of professionals who've advanced their careers with our platform

Rate or Report This Job
If you feel this job is inaccurate or spam kindly report to us using below form.
Please Note: This is NOT a job application form.


    Unlock Your ASIC Designing Potential: Insight & Career Growth Guide