Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: ASIC RTL Design Engineer (NOT FPGA RTL).
India Jobs Expertini

Urgent! ASIC RTL Design Engineer (NOT FPGA RTL) Job Opening In Bengaluru – Now Hiring 7hillsTS

ASIC RTL Design Engineer (NOT FPGA RTL)



Job description

Key skills with hand on: ASIC,RTL Design, VLSI-SOC ,AMBA, Lint, CDC, Synopsys LintCDC/VerdiXcellium/Synopsys DC.
Experience: 5 - 25 years
Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune
Education: Engineering (excluding Mechanical/Civil)
Detailed JD:
IP RTL design targeted for SOC, Static checks, some basic protocols
Expertise in SoC subsystem/IP design
Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog
In depth knowledge on RTL quality checks (Lint, CDC)
Knowledge of synthesis and low power is a plus
Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB)
Good understanding of timing concepts
Knowledge of one or more of the interface protocols
PCIe/DDR/Ethernet/I2C,UART/SPI
Expertise in setting up and using tools like
1.

Spyglass Lint/CDC
2.

Synopsys DC
3.

Verdi/Xcellium
Understanding of scripting languages like Make flow, Perl ,shell, python etc


Required Skill Profession

Computer Occupations



Your Complete Job Search Toolkit

✨ Smart • Intelligent • Private • Secure

Start Using Our Tools

Join thousands of professionals who've advanced their careers with our platform

Rate or Report This Job
If you feel this job is inaccurate or spam kindly report to us using below form.
Please Note: This is NOT a job application form.


    Unlock Your ASIC RTL Potential: Insight & Career Growth Guide