Know ATS Score
CV/Résumé Score
  • Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: Design for Testability Engineer, SSG.
India Jobs Expertini

Urgent! Design for Testability Engineer, SSG Job Opening In Bengaluru – Now Hiring Amazon

Design for Testability Engineer, SSG



Job description

Description
The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers.

We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa.

We want you to help us build on the success of our first generation of ML accelerator at edge.

Work hard.

Have fun.

Make history.

At Amazon, DFT (Design-for-Testability) is a multi-faceted job that involves architecture definition, logic design, verification, test patterns generation, chip bring-up and more.

As a DFT Engineer, you will impact and see the device through its entire lifecycle, from definition stage to high volume production.

You will be working in close collaboration with multiple VLSI engineering groups including design, verification, backend, test, reliability and more.

As part of the chip design group, you will: - Contribute to the design and verification of DFT logic and components
- Help to drive the sign-off on a generation of high-quality test and debug patterns for high coverage on silicon
- Review sign-off level timing closure using static timing analysis of DFT modes
- Perform wafer probe testing, ATE testing, silicon bring-up, diagnosis and support for physical failure analysis
- Take high volume chips to production with high coverage ATE test program


Basic Qualifications
- Bachelor's degree in Electrical Engineering or a related field
- Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
- Chip design experience in Verilog and System Verilog
- Chip verification experience, UVM methodology
- Scan insertion tools and methodologies
- MBIST and BISR, BIHR insertion tools and methodologies
- EFUSE controllers and related structures
- Top level DFT architecture definition experience
- Gate-level simulations
- Static timing analysis, DFT related timing closure
- Scripting (Perl/Tcl)
Preferred Qualifications
- Master's degree in Electrical or Communications Engineering or a related field
- Experience with formal verification techniques including abstraction and end-to-end checking
- Experience with ARM and various DSP ISAs
- Experience with industry standard tools and scripting languages (Python or Perl) for automation

Our inclusive culture empowers Amazonians to deliver the best results for our customers.

If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information.

If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.



Required Skill Profession

Other General



Your Complete Job Search Toolkit

✨ Smart • Intelligent • Private • Secure

Start Using Our Tools

Join thousands of professionals who've advanced their careers with our platform

Rate or Report This Job
If you feel this job is inaccurate or spam kindly report to us using below form.
Please Note: This is NOT a job application form.


    Unlock Your Design for Potential: Insight & Career Growth Guide