- Expertini Resume Scoring: Our Semantic Matching Algorithm evaluates your CV/Résumé before you apply for this job role: Softpath Technologies DFT Verification Engineer Embedded System.
Urgent! Softpath Technologies - DFT Verification Engineer - Embedded System Job Opening In Bengaluru – Now Hiring Softpath Technologies LLC
<p><p><b>Job Title : </b> DFT Verification Engineer - DDR IP/Subsystem Focus<br/><br/><b>Experience : </b> 4 - 9 Years<br/><br/><b>Location : </b> Bangalore (Only Local Candidates Preferred)<br/><br/><b>About the Role : </b><br/><br/>We are seeking a talented and motivated DFT (Design for Test) Verification Engineer with solid hands-on experience in DDR IP or Subsystem-level verification.
The ideal candidate should have strong expertise in DFT pattern generation and gate-level simulations, particularly targeting DDR interfaces and working with JTAG-based test infrastructure.<br/><br/>You will be responsible for generating silicon test patterns, validating them through simulations, and ensuring robust testability for high-speed DDR interfaces.
This role involves close collaboration with RTL designers, DFT architects, and validation engineers to deliver high-quality test solutions for production silicon.<br/><br/>This is a critical engineering position for someone passionate about silicon test strategy, DDR technologies, and pre-silicon verification in advanced SoC designs.<br/><br/><b>Key Responsibilities : </b><br/><br/>- Work as part of the DFT team to verify DDR IP/subsystems using pattern-based testing methodologies.<br/><br/>- Generate and validate JTAG-based test patterns specifically for DDR interfaces using industry-standard tools and flows.<br/><br/>- Perform Gate-Level Simulations (GLS) to validate generated test patterns and ensure correct functionality in the post-synthesis/post-layout netlists.<br/><br/>- Develop verification plans, write testbenches, and debug test pattern failures across RTL and gate-level simulations.<br/><br/>- Interface with RTL, validation, and test teams to ensure seamless test integration and silicon readiness.<br/><br/>- Contribute to ATPG/MBIST pattern integration and test coverage improvements for DDR-related logic.<br/><br/>- Ensure patterns meet structural and functional test goals without impacting design performance.<br/><br/>- Review timing reports and ensure pattern compliance with design timing requirements.<br/><br/>- Collaborate closely with DFT architects to enhance test insertion methodologies for high-speed interfaces like DDR.<br/><br/>- Support lab bring-up/debug of test patterns on silicon (if required).<br/><br/>- Automate test pattern generation, result analysis, and validation flows using scripting (Tcl, Perl, Python, etc.).<br/><br/><b>Required Skills and Qualifications : </b><br/><br/>- B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.<br/><br/>- 4 to 9 years of industry experience in DFT Verification, with specific focus on DDR IP or DDR subsystem-level testing.<br/><br/>- Strong knowledge of DFT concepts including JTAG, boundary scan, scan insertion, ATPG, and MBIST.<br/><br/>- Proven experience in pattern generation and gate-level simulation for high-speed interfaces (DDR3/DDR4/LPDDR4/DDR5).<br/><br/>- Solid understanding of digital logic design, SoC architecture, and memory controller interfaces.<br/><br/>- Hands-on experience with Verilog/VHDL, SystemVerilog for testbenches, and simulation tools like VCS, NC-Sim, or Questa.<br/><br/>- Familiarity with DFT tools like TetraMAX, TestMAX, Tessent, or equivalent.<br/><br/>- Experience in post-synthesis/post-layout simulations, including STA timing reviews and glitch analysis.<br/><br/>- Proficient in scripting languages : Tcl, Perl, Python, or Shell.<br/><br/>- Strong debugging skills and ability to root-cause test failures across RTL and GLS domains.<br/><br/>- Excellent communication and teamwork skills; ability to work independently and within a fast-paced team.<br/><br/><b>Preferred Qualifications : </b><br/><br/>- Experience with low-power testing and UPF-based flows.<br/><br/>- Knowledge of SoC-level DFT integration, including hierarchical scan and clock domain crossings.<br/><br/>- Familiarity with lab environments and post-silicon validation.<br/><br/>- Understanding of DDR protocol standards and compliance requirements.<br/><br/><b>Why Join Us?</b><br/><br/>- Work on cutting-edge DDR memory subsystem validation in next-gen SoC designs.<br/><br/>- Be part of an experienced, collaborative, and technically focused team.<br/><br/>- Opportunity to impact DFT sign-off and first-silicon success of complex chips.<br/><br/>- Competitive compensation and career advancement opportunities.</p><br/></p> (ref:hirist.tech)
✨ Smart • Intelligent • Private • Secure
Practice for Any Interview Q&A (AI Enabled)
Predict interview Q&A (AI Supported)
Mock interview trainer (AI Supported)
Ace behavioral interviews (AI Powered)
Record interview questions (Confidential)
Master your interviews
Track your answers (Confidential)
Schedule your applications (Confidential)
Create perfect cover letters (AI Supported)
Analyze your resume (NLP Supported)
ATS compatibility check (AI Supported)
Optimize your applications (AI Supported)
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
European Union Recommended
Institution Recommended
Institution Recommended
Researcher Recommended
IT Savvy Recommended
Trades Recommended
O*NET Supported
Artist Recommended
Researchers Recommended
Create your account
Access your account
Create your professional profile
Preview your profile
Your saved opportunities
Reviews you've given
Companies you follow
Discover employers
O*NET Supported
Common questions answered
Help for job seekers
How matching works
Customized job suggestions
Fast application process
Manage alert settings
Understanding alerts
How we match resumes
Professional branding guide
Increase your visibility
Get verified status
Learn about our AI
How ATS ranks you
AI-powered matching
Join thousands of professionals who've advanced their careers with our platform
Unlock Your Softpath Technologies Potential: Insight & Career Growth Guide
Real-time Softpath Technologies Jobs Trends in Bengaluru, India (Graphical Representation)
Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Softpath Technologies in Bengaluru, India using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 2839 jobs in India and 549 jobs in Bengaluru. This comprehensive analysis highlights market share and opportunities for professionals in Softpath Technologies roles. These dynamic trends provide a better understanding of the job market landscape in these regions.
Great news! Softpath Technologies LLC is currently hiring and seeking a Softpath Technologies DFT Verification Engineer Embedded System to join their team. Feel free to download the job details.
Wait no longer! Are you also interested in exploring similar jobs? Search now: Softpath Technologies DFT Verification Engineer Embedded System Jobs Bengaluru.
An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Softpath Technologies LLC adheres to the cultural norms as outlined by Expertini.
The fundamental ethical values are:The average salary range for a Softpath Technologies DFT Verification Engineer Embedded System Jobs India varies, but the pay scale is rated "Standard" in Bengaluru. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.
Key qualifications for Softpath Technologies DFT Verification Engineer Embedded System typically include Engineers and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.
To improve your chances of getting hired for Softpath Technologies DFT Verification Engineer Embedded System, consider enhancing your skills. Check your CV/Résumé Score with our free Resume Scoring Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.
Here are some tips to help you prepare for and ace your job interview:
Before the Interview:To prepare for your Softpath Technologies DFT Verification Engineer Embedded System interview at Softpath Technologies LLC, research the company, understand the job requirements, and practice common interview questions.
Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Softpath Technologies LLC's products or services and be prepared to discuss how you can contribute to their success.
By following these tips, you can increase your chances of making a positive impression and landing the job!
Setting up job alerts for Softpath Technologies DFT Verification Engineer Embedded System is easy with India Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!