Sr Design Engineering Architect

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.


Position Description: (https://www.cadence.com/en_US/home.html)

+ RTL Design Engineer for Interface Controller IP development team.

+ Position is based in Bangalore or Noida.

+ The role is for PCIe Architect with ARM CPU subsystem architecture, including memory subsystem design, IO and cache subsystems.

+ The role would also include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.

+ The work involved will be addition of new features into the RTL, working with existing RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC design guidelines.

Position Requirements:

+ BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer, with a large portion of the recent work experience on RTL design and development.

+ 6-16 years of core RTL Design experience using Verilog is a must.

+ System Verilog experience and experience with UVM based environment usage / debugging is required.

+ Architecture and design of CPU subsystem, including memory subsystem design, IO and cache subsystems is a must.

+ PCIe/CXL/IDE experience is highly desirable.

Prior experience in implementation of complex protocols is desirable.

+ Prior experience in IP development teams would be an added advantage.



+ Scripting knowledge is an advantage.

We’re doing work that matters.

Help us solve what others can’t.



Additional Jobs (https://cadence.wd1.myworkdayjobs.com/addl_jobs)


Equal Employment Opportunity Policy:

Cadence is committed to equal employment opportunity throughout all levels of the organization.

+ Read the policy(opens in a new tab) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/equal-employment-opportunity-policy.pdf)

We welcome your interest in the company and want to make sure our job site is accessible to all.

If you experience difficulty using this site or to request a reasonable accommodation, please contact staffing@cadence.com.


Privacy Policy:

Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) (https://www.cadence.com/en_US/home/privacy/privacy-policy.html) .



E-Verify Cadence participates in the

E-Verify program in certain U.S. locations as required by law.

Download More Information on E-Verify (64K) (https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/company/careers/e-verify-participation-poster.pdf)


Cadence plays a critical role in creating the technologies that modern life depends on.

We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.


Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.


 Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.



Cadence is proud to be an equal opportunity employer.

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.



Cadence is committed to creating a diverse environment and is proud to be an equal opportunity employer.

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.