Urgent! Synthesis and Static Timing Analysis - Staff Design Engineer/Design Manager Job Opening In New Delhi – Now Hiring Eteros Technologies
Company: Eteros Technologies India Private Limited
Eteros Technologies, Inc.
is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA.
Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad
• Our world-wide customers are amongst The Who's who in the semiconductor industry.
Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
• Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI/ML, Datacenter, Automotive and 5G domains.
Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world.
A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
• We are not your traditional design services company offering staff augmentation.
Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout.
Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
• Eteros invests in our engineers.
Our engineers are continuously learning, on and off the job.
They are able to grow the breadth and depth of knowledge.
We believe in preparing our employees for the fast-track in career development as well as longevity
-----------------------------------------------------------------------------
Job Title/Role: Synthesis and Static Timing Analysis - Staff Design Engineer/Design Manager
Location : Bangalore/Hyderabad/Ahmedabad/Noida
Experience
Level : 6+ Years
Industry : Semiconductors
Employment
Type : Full-time
Job
Functions : Engineering
-----------------------------------------------------------------------------
Summary
Join a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.
In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly.
As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry
Key Qualifications
The position requires thorough knowledge of the ASIC design timing closure flow and methodology.
• BTech/MTech/PhD with at least 6+ years hands-on experience in ASIC timing constraints generation and timing closure.
• Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.
• Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced finFET technology nodes, preferably 7nm.
• Knowledge of timing corners/modes and process variations.
• Knowledge of low-power techniques including clock gating, power gating and millivoltage designs.
Proficient in scripting languages (Tcl and Perl).
• ECO timing flow
• Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).
• Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.
• Must be able to solve complex problems and independently drive tasks to completion in a timely manner.
• Be able to work under limited supervision and take complete accountability.
Responsibilities Include
• Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).
• Develop and maintain methodology and flows related to timing verification and closure.
• Generation of block and full chip timing constraints.
• Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc.
Confidential Sep 2020 timing closure.
• Support digital chip integration work and flows
What's in it for you
• Work on leading edge technologies
• An opportunity for career development and growth
• Competitive compensation
• Medical Benefits and more
✨ Smart • Intelligent • Private • Secure
Practice for Any Interview Q&A (AI Enabled)
Predict interview Q&A (AI Supported)
Mock interview trainer (AI Supported)
Ace behavioral interviews (AI Powered)
Record interview questions (Confidential)
Master your interviews
Track your answers (Confidential)
Schedule your applications (Confidential)
Create perfect cover letters (AI Supported)
Analyze your resume (NLP Supported)
ATS compatibility check (AI Supported)
Optimize your applications (AI Supported)
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
O*NET Supported
European Union Recommended
Institution Recommended
Institution Recommended
Researcher Recommended
IT Savvy Recommended
Trades Recommended
O*NET Supported
Artist Recommended
Researchers Recommended
Create your account
Access your account
Create your professional profile
Preview your profile
Your saved opportunities
Reviews you've given
Companies you follow
Discover employers
O*NET Supported
Common questions answered
Help for job seekers
How matching works
Customized job suggestions
Fast application process
Manage alert settings
Understanding alerts
How we match resumes
Professional branding guide
Increase your visibility
Get verified status
Learn about our AI
How ATS ranks you
AI-powered matching
Join thousands of professionals who've advanced their careers with our platform
Unlock Your Synthesis and Potential: Insight & Career Growth Guide
Real-time Synthesis and Jobs Trends in New Delhi, India (Graphical Representation)
Explore profound insights with Expertini's real-time, in-depth analysis, showcased through the graph below. This graph displays the job market trends for Synthesis and in New Delhi, India using a bar chart to represent the number of jobs available and a trend line to illustrate the trend over time. Specifically, the graph shows 60718 jobs in India and 2880 jobs in New Delhi. This comprehensive analysis highlights market share and opportunities for professionals in Synthesis and roles. These dynamic trends provide a better understanding of the job market landscape in these regions.
Great news! Eteros Technologies is currently hiring and seeking a Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager to join their team. Feel free to download the job details.
Wait no longer! Are you also interested in exploring similar jobs? Search now: Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager Jobs New Delhi.
An organization's rules and standards set how people should be treated in the office and how different situations should be handled. The work culture at Eteros Technologies adheres to the cultural norms as outlined by Expertini.
The fundamental ethical values are:The average salary range for a Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager Jobs India varies, but the pay scale is rated "Standard" in New Delhi. Salary levels may vary depending on your industry, experience, and skills. It's essential to research and negotiate effectively. We advise reading the full job specification before proceeding with the application to understand the salary package.
Key qualifications for Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager typically include Engineers and a list of qualifications and expertise as mentioned in the job specification. Be sure to check the specific job listing for detailed requirements and qualifications.
To improve your chances of getting hired for Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager, consider enhancing your skills. Check your CV/Résumé Score with our free Resume Scoring Tool. We have an in-built Resume Scoring tool that gives you the matching score for each job based on your CV/Résumé once it is uploaded. This can help you align your CV/Résumé according to the job requirements and enhance your skills if needed.
Here are some tips to help you prepare for and ace your job interview:
Before the Interview:To prepare for your Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager interview at Eteros Technologies, research the company, understand the job requirements, and practice common interview questions.
Highlight your leadership skills, achievements, and strategic thinking abilities. Be prepared to discuss your experience with HR, including your approach to meeting targets as a team player. Additionally, review the Eteros Technologies's products or services and be prepared to discuss how you can contribute to their success.
By following these tips, you can increase your chances of making a positive impression and landing the job!
Setting up job alerts for Synthesis and Static Timing Analysis Staff Design Engineer/Design Manager is easy with India Jobs Expertini. Simply visit our job alerts page here, enter your preferred job title and location, and choose how often you want to receive notifications. You'll get the latest job openings sent directly to your email for FREE!
