System-on-chip design engineer

Title: So C Design
Position: Senior So C/Staff So C Design Engineer -CPUSS
Location: Bangalore, KA.

India
Company and Candidature Brief:
Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Sr/Staff SOC Design Engineer responsible for designing complex SOC using ARM architecture.

As a Sr/Staff SOC Design Engineer with a focus on ARM Ecosystem Components and Architecture, you will work to understand the internal requirements and complexities of our SOC system and architect the So C.

You will help design the So C RTL, Integrate IPs and define top level logic.

You will also work with verification team to make sure that high quality verification is achieved for first pass success of So C.

You will also participate in architecture/product definition through early involvement in the product life cycle.
For a detailed information about us visit the company website: And Responsibilities
- Contribute to So C architecture for a multi-core ARM SOC
- Define So C micro architecture and design
- Design and implementation of CPUSS subsystem
- Working closely with the emulation and firmware teams to debug silicon functional issues.
- Build So C around key ARM subsystem components and other IPs including various interfaces
- Design of clock-reset architecture and RTL implementation
- Integration of all IPs into So C
- Work with verification team for complete So C verification, review test plans
- RTL Simulation and debug
- Synthesis, Lint, CDC checks
- Assist in emulation, FPGA, prototyping efforts
Qualification and Mandatory Skillset Requirements:
- Minimum BE/BS degree (Masters preferred) in Electrical/Electronic Engineering/VLSI with 5 to 10 years of practical experience
- Strong fundamentals in digital ASIC design
- Expertise in ARM v8 and v9 specifications and their impact to So C system architecture
- Multiple project experience with ARM based ecosystem components (A-series ARM Cores, SMMU, GIC, Coresight, NIC and other complex bus interconnects)
- Familiarity with AMBA bus protocols, system memory hierarchy, system debug infrastructure and multi-core SOC designs
- Exposure to ARM platform architecture specifications
- Strong experience with Verilog, System Verilog, DC/DC-T based synthesis, constraints development and RTL level checks.

Low power methodology knowledge will be a plus.
- Understanding of major SOC interfaces like PCIE, DRAM, Flash, I2 C, SSP, UART.
- Capable of working with multiple IP vendors and other teams
- Excellent communication and leadership quality to lead design team