Job Overview
Company
Cadence System Design And Analysis
Ready to Apply?
Take the Next Step in Your Career
Join Cadence System Design And Analysis and advance your career in Other-General
Apply for This Position
Click the button above to apply on our website
Job Description
BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.
5+ years of Design Verification experience with SV/UVM
Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.
Design Verification experience verifying complex designs and leading projects from concept to verification closure.
Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.
Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.
About Cadence System Design And Analysis
Don't Miss This Opportunity!
Cadence System Design And Analysis is actively hiring for this Verification lead design engineer position
Apply Now